



# 29th IEEE European Test Symposium (ETS) 2024

May 20-24, The Hague, Netherlands

*ETS 2024 Full Program*

## Organizers



## Financial Sponsors



## Technical Sponsors



Corporate Supporters

arm



SIEMENS

SYNOPSYS®



TERADYNE

## Table of Contents

<b>ETS REGISTRATION INFORMATION .....</b>	<b>4</b>
<b>MONDAY MAY 20<sup>TH</sup>, 2024 .....</b>	<b>5</b>
<b>14:00 – 18:30 TSS TUTORIALS @ ETS .....</b>	<b>5</b>
<b>19:00 – 21:00 ETS24 WELCOME RECEPTION.....</b>	<b>5</b>
<b>TUESDAY MAY 21<sup>ST</sup>, 2024 .....</b>	<b>6</b>
<b>09:00 – 12:30 MORNING SESSION .....</b>	<b>6</b>
<i>Regular Session 1: Test Generation and Compression .....</i>	<i>8</i>
<i>Industrial Session 1: AMS and RF Test.....</i>	<i>8</i>
<i>Special Session 1: Reliability and Security of AI Hardware .....</i>	<i>8</i>
12:30 – 14:00 Lunch Break.....	9
<b>14:00 – 19:30 AFTERNOON SESSION .....</b>	<b>9</b>
<i>Regular Session 2: AI in Test and Security .....</i>	<i>9</i>
<i>PhD Forum: PhD Forum Posters: .....</i>	<i>9</i>
<i>Special Session 2: Silent Data Corruptions: Test or Reliability Problem?.....</i>	<i>9</i>
<i>Regular Session 3: Design for Test and Trust.....</i>	<i>11</i>
<i>Industrial Session 2: Vendor Presentations .....</i>	<i>11</i>
<i>Special Session 3: What Would Interactive Testing With 1687 Look Like?.....</i>	<i>11</i>
<b>08:30 – 12:30 MORNING SESSION .....</b>	<b>14</b>
<i>Regular Session 4: Analog and Mixed-Signal Test .....</i>	<i>14</i>
<i>Embedded Tutorial 1: Silent Data Corruptions (SDC) in Computing Systems: Early Predictions and Large-Scale Measurements.....</i>	<i>14</i>
<i>Embedded Tutorial 2: Lifetime Management of Emerging Memories .....</i>	<i>14</i>
<i>Regular Session 5: Reliability Analysis and monitoring .....</i>	<i>16</i>
<i>Industrial Session 3: Memory Test.....</i>	<i>16</i>
<i>McCluksey Award: McCluksey PhD thesis candidates .....</i>	<i>16</i>
<b>14:00 – 15:30 AFTERNOON SESSION .....</b>	<b>17</b>
<b>THURSDAY MAY 23<sup>RD</sup>, 2024.....</b>	<b>18</b>
<b>08:30 – 12:30 MORNING SESSION .....</b>	<b>18</b>
<i>Embedded Tutorial 3: Approximate Fault-Tolerant Neural Network Systems.....</i>	<i>18</i>
<i>Embedded Tutorial 4: Silent Data Corruptions from Timing Marginalities Due to Process Variations .....</i>	<i>18</i>
<i>Special Session 4: Test-Fleet Optimization Using Machine Learning.....</i>	<i>18</i>
<i>Regular Session 6: Hardware Security .....</i>	<i>20</i>
<i>Industrial Session 4: Panel on Testing of Processors.....</i>	<i>20</i>
<i>Special Session 5: Testing for Reliability of Modern Power Electronic Components.....</i>	<i>20</i>
<b>14:00 – 16:30 AFTERNOON SESSION .....</b>	<b>22</b>
<i>Regular Session 7: Test and Verification in Emerging Circuits .....</i>	<i>22</i>
<i>Industrial Session 5: Reliability and Test Development.....</i>	<i>22</i>
<i>Special Session 6: IEEE Std P3405: New Standard-under-Development for Chiplet Interconnect Test and Repair .....</i>	<i>22</i>
<i>AI-TREATS Workshop.....</i>	<i>23</i>
<i>CiTaR Workshop .....</i>	<i>23</i>
<i>eARTS Workshop.....</i>	<i>23</i>
<b>FRIDAY MAY 24<sup>TH</sup>, 2024.....</b>	<b>23</b>
<b>08:30 – 15:30 MORNING SESSION .....</b>	<b>23</b>
<i>AI-TREATS Workshop.....</i>	<i>23</i>
<i>CiTaR Workshop .....</i>	<i>23</i>
<i>eARTS Workshop.....</i>	<i>23</i>

## ETS Registration information

<b>ETS conference</b>	<b>Registration desk at hotel lobby</b>
-----------------------	---

Monday 20 May	12:00-18:30
---------------	-------------

Tuesday 21 May	08:00-18:30
----------------	-------------

Wednesday 22 May	08:00-15:00
------------------	-------------

Thursday 23 May	08:00-16:00
-----------------	-------------

<b>ETS workshop</b>	<b>Registration desk at hotel lobby</b>
---------------------	---

Thursday 23 May	16:00-18:00
-----------------	-------------

Friday 24 May	08:00-08:30
---------------	-------------

## Monday May 20<sup>th</sup>, 2024

### **14:00 – 18:30 TSS Tutorials @ ETS**

The TSS Tutorials on Monday afternoon are free of charge for ETS24 registered attendees. The full TSS program can be found [here](#).

Time	Room	Moderator	Session title and speaker
14:00 – 16:00	A1		<p><b><i>Tutorial 1: Silicon Fault Analysis (FA) equipment for security analysis</i></b></p> <p>Presenter: Jean-Pierre Seifert, TU Berlin (DE)</p>
14:00 – 16:00	Rembrandt		<p><b><i>Tutorial 2: Security of Generative AI and Generative AI for Security</i></b></p> <p>Presenters: Ramesh Karri, NYU, (US) and Jeyavijayan (JV) Rajendran, Texas A&amp;M University (US)</p>
16:00 – 16:30	<b><i>Coffee Break - Basement</i></b>		
16:30 – 18:30	A1		<p><b><i>Tutorial 1: Silicon Fault Analysis (FA) equipment for security analysis</i></b></p> <p>Presenter: Jean-Pierre Seifert, TU Berlin (DE)</p>
16:30 – 18:30	Rembrandt		<p><b><i>Tutorial 2: Security of Generative AI and Generative AI for Security</i></b></p> <p>Presenters: Ramesh Karri, NYU, (US) and Jeyavijayan (JV) Rajendran, Texas A&amp;M University (US)</p>

### **19:00 – 21:00 ETS24 Welcome Reception**

## Tuesday May 21<sup>st</sup>, 2024

### 09:00 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
09:00 – 09:30	A1	<i>Conference Opening</i>	
09:30 – 10:15	A1	Keynote 1  Moderator: Maria K. Michael University of Cyprus, CY	<p><i><b>Silent Data Corruption Errors in VLSI Circuits: Implications, Challenges, and Opportunities</b></i></p> <p>Speaker: Rama Govindaraju, Google (US)</p> <p><b>Abstract:</b> VLSI chips are the foundation of our computing infrastructure and we all rely on it to function reliably. Trust of our users and the entire industry is at stake. There is increasing evidence of reliability issues with modern VLSI chips. The defect rates are orders of magnitude higher than what has traditionally been cited. Amplifying this challenge is the point that an increasing number of these chips are silently corrupting the execution context (or SDC - silent data corruption and is inconsistent with the expectation of a failstop model). We will also discuss the challenges emerging from degradation/aging. This discussion will summarize some of the experiences at Google and a sketch of what Google has been doing to address this growing challenge. We will attempt to increase awareness of the growing challenge and also the many opportunities for research to address this problem. The goal will be to make louder the call to action that Google has been championing for the last 5 years to enable an end to end solution that addresses this emerging and growing challenge for the entire computing industry. This is an industry wide problem and needs everyone to contribute to enable the solution space.</p>
10:15 – 11:00	Basement	<p><i><b>Coffee Break – Scientific posters 1</b></i></p> Moderator: Theofilos Spyrou, Delft University of Technology, NL	

## 10:15 – 11:00 Scientific Poster Session 1

Room – Basement

Moderator: Theofilos Spyrou Delft University of Technology (NL)

### 1: Formal Resilience Metric Characterization in Complex Digital Systems

**Authors:** Damiano Zuccala<sup>1,2</sup>, Jean-Marc Daveau<sup>1</sup>, Philippe Roche<sup>1</sup>, Katell Morin-Allory<sup>2</sup>  
<sup>1</sup>STMicroelectronics (FR)  
<sup>2</sup>Univ. Grenoble Alpes, CNRS (FR)

### 2: Analyzing the Structural and Operational Impact of Faults in Floating-Point and Posit Arithmetic Cores for CNN Operations

**Authors:** Josie E. Rodriguez Condia, Juan-David Guerrero-Balaguera, Robert Limas Sierra, Matteo Sonza Reorda  
 Politecnico di Torino (IT)

### 3: Hardening Bus-Encoders with Power-Aware Single Error Correcting Codes

**Authors:** Shlomo Engelberg<sup>1</sup>, Osnat Keren<sup>2</sup>  
<sup>1</sup>Jerusalem College of Technology (IL)  
<sup>2</sup>Bar-Ilan University (IL)

### 4: MBIST-based weak bit screening method for embedded MRAM

**Authors:** Jongsin Yun<sup>1</sup>, Sina Bakhtavari Mamaghani<sup>2</sup>, Mehdi Tahoori<sup>2</sup>, Christopher Muench<sup>3</sup>, Martin Keim<sup>1</sup>  
<sup>1</sup>Siemens Digital Industries Software (US)  
<sup>2</sup>karlsruhe Institute of Technology (DE)  
<sup>3</sup>Siemens Digital Industries Software (DE)

### 5: GNN-Based INC and IVC Co-optimization for Aging Mitigation

**Authors:** Yu-Guang Chen<sup>1</sup>, Hsiu-Yi Yang<sup>1</sup>, Ing-Chao Lin<sup>2</sup>  
<sup>1</sup>National Central University (TW)

### 7: A Fully Pipelined High-Performance Elliptic Curve Cryptography Processor for NIST P-256

**Authors:** Han Yan<sup>1,2</sup>, Shuai Chen<sup>3</sup>, Junying Huang<sup>1,2</sup>, Jing Ye<sup>1,2,4</sup>, Huawei Li<sup>1,2,4</sup>, Xiaowei Li<sup>1,2</sup>  
<sup>1</sup>Institute of Computing Technology CAS (CN)  
<sup>2</sup>University of Chinese Academy of Sciences (CN)  
<sup>3</sup>Binary Semiconductor (CN)  
<sup>4</sup>CASTEST co (CN)

### 8: Parallel-Check Trimming Test Approach for Selecting the Reference Resistance of STT-MRAMs

**Authors:** Pei-Yun Lin, Jin-Fu Li  
 National Central University (TW)

### 9: A Concept of Provably Detected Defects for Analog Defect Simulation Campaign Improvement

**Authors:** Vladimir Zivkovic<sup>1</sup>, Inga Abel<sup>2</sup>, Anthony Candage<sup>3</sup>  
<sup>1</sup>Infineon Technologies (DK)  
<sup>2</sup>Infineon Technologies (DE)  
<sup>3</sup>Infineon Technologies (US)

### 10: A Multi-Objective Evolutionary Approach for Test Network Design

**Authors:** Payam Habiby<sup>1</sup>, Fatemeh Shirinzadeh<sup>2</sup>, Sebastian Huhn<sup>3</sup>, Rolf Drechsler<sup>1,2</sup>  
<sup>1</sup>University of Bremen (DE)  
<sup>2</sup>DFKI (DE)  
<sup>3</sup>Siemens Electronic Design Automation GmbH (DE)

### 11: AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators

**Authors:** Mahdi Taheri<sup>1</sup>, Natalia Cherezova<sup>1</sup>, Samira Nazari<sup>2</sup>, Ahsan Rafiq<sup>1</sup>, Ali

## 10:15 – 11:00 Scientific Poster Session 1

Room – Basement

Moderator: Theofilos Spyrou Delft University of Technology (NL)

<sup>2</sup>National Cheng Kung University (TW)

Azarpeyvand<sup>1,2</sup>, Tara Ghasempouri<sup>1</sup>, Masoud Daneshtalab<sup>1,3</sup>, Jaan Raik<sup>1</sup>, Maksim Jenihhin<sup>1</sup>

<sup>1</sup>Tallinn University of Technology (EE)

<sup>2</sup>University of Zanjan (IR)

<sup>3</sup>Malardalen University (SE)

### 6: Error Detection and Correction Codes for Safe In-Memory Computations

**Authors:** Luca Parrini<sup>1,4</sup>, Taha Soliman<sup>1</sup>, Benjamin Hettwer<sup>1</sup>, Jan Micha Borrmann<sup>1</sup>, Simranjeet Singh<sup>2</sup>, Ankit Bende<sup>2</sup>, Vikas Rana<sup>2</sup>, Farhad Merchant<sup>3</sup>, Norbert When<sup>4</sup>

<sup>1</sup>Bosch Corporate Research Robert Bosch GmbH (DE)

<sup>2</sup>Forschungszentrum Jülich GmbH (DE)

<sup>3</sup>Newcastle University (UK)

<sup>4</sup>RPTU Kaiserslautern-Landau (DE)

### 12: Training Large Language Models for System-Level Test Program Generation Targeting Non-functional Properties

**Authors:** Denis Schwachhofer<sup>1</sup>, Peter Domanski<sup>1</sup>, Steffen Becker<sup>1</sup>, Stefan Wagner<sup>1,2</sup>, Matthias Sauer<sup>3</sup>, Dirk Pflueger<sup>1</sup>, Ilia Polian<sup>1</sup>

<sup>1</sup>University of Stuttgart (DE)

<sup>2</sup>Technical University of Munich (DE)

<sup>3</sup>Advantest Europe (DE)

## 11:00 - 12:30 Parallel Sessions

### Regular Session 1: Test Generation and Compression

**Room: A1**

**Moderators:** Jaan Raik (Tallinn University of Technology, EE) and Stephan Eggersgluss (Siemens EDA, DE)

#### 1: Faulty Function Extraction for Defective Circuits

**Authors:** Chris Nigh<sup>1</sup>, Purdy Ruben<sup>1</sup>, Wei Li<sup>1</sup>, Subhasish Mitra<sup>2</sup>, R.D. Blanton<sup>1</sup>

<sup>1</sup>Carnegie Mellon University (US)

<sup>2</sup>Stanford University (US)

#### 2: Time and Space Optimized Storage-based BIST under Multiple Voltages and Variations

### Industrial Session 1: AMS and RF Test

**Room: Gaugain + Dali**

**Moderator:**

#### 1: A SystemC-AMS Development Framework for High Power IC Test-Hardware

**Authors:** Davide Turossi, Andrea Baschiroto  
University of Milan-Bicocca (IT)

#### 2: Use UVM for AMS DFT through IEEE 1687 Procedural Description Language

### Special Session 1: Reliability and Security of AI Hardware

**Room: Van Gogh + Monet**

**Moderators:** Marcello Traiola, Angeliki Kritikakou  
INRIA, University of Rennes, FR

1: Paolo Rech, University of Trento (IT)

2: Ernesto Sanchez  
Politecnico di Torino (IT)

3: Mehdi Tahoori, Karlsruhe Institute of Technology (DE)

4: Russell Tessier, University of Massachusetts Amherst, US

5: Marcello Traiola, Inria Centre at Rennes University (FR)



## 11:00 - 12:30 Parallel Sessions

**Authors:** Hanieh

Jafarzadeh<sup>1</sup>, Florian

Klemme<sup>1</sup>, Hussam

Amrouch<sup>1,2</sup>, Sybille

Hellebrand<sup>3</sup>, Hans-Joachim

Wunderlich<sup>1</sup>

<sup>1</sup>University of Stuttgart (DE)

<sup>2</sup>Technical University of

Munich (DE)

<sup>3</sup>University of Paderborn (DE)

**Authors:** Geert Seuren<sup>1</sup>,

Hitu Sharma<sup>2</sup>, Rahul Lodwal<sup>2</sup>

<sup>1</sup>NXP Semiconductor (NL)

<sup>2</sup>NXP Semiconductor (IN)

**6:** Angeliki Kritikakou,

University of Rennes (FR)

### 3: Test Compression for Neuromorphic Chips

**Authors:** Xin-Ping Chen<sup>1</sup>,

Hsu-Yu Huang<sup>1</sup>, Chu-Yun

Hsiao<sup>1</sup>, Jennifer Shueh-Inn

Hu<sup>2</sup>, James Chien-Mo Li<sup>1</sup>

<sup>1</sup>National Taiwan University

(TW),

<sup>2</sup>Ming Chuan University (TW)

### 3: A Comprehensive Study on Improving Probe Card Transmission Lines for Effective High-Frequency Wafer-Level Testing

**Authors:** Riccardo Vettori,

Alessia Galli, Ivan

Giudiceandrea

Technoprobe (IT)

## 12:30 – 14:00 Lunch Break

## 14:00 – 19:30 Afternoon Session

### 14:00 - 15:30 Parallel Sessions

#### Regular Session 2: AI in Test and Security

**Room: A1**

**Moderators:** Ioana

Vatajelu (TIMA-CNRS, FR)

and Ernesto Sanchez

(Politecnico di Torino, IT)

#### 1: Detection of Stealthy Bitstreams in Cloud FPGAs using Graph Convolutional Networks (Best Paper Award Candidate)

**Authors:** Jayeeta Chaudhuri,

Krishnendu Chakrabarty

Arizona State University (US)

#### PhD Forum: PhD Forum Posters:

**Room: Gaugain + Dali**

**Moderators:** Angeliki

Kritikakou (INRIA,

University of Rennes, FR)

and Paolo Rech (Trento

University, IT)

Please check the PhD forum Poster sessions 1 and 2 for more details.

#### Special Session 2:

Silent Data Corruption:

Test or Reliability

Problem?

**Room: Van Gogh + Monet**

**Moderator:** Bram

Kruseman, NXP

Semiconductors (NL)

#### 1: Silent Data Corruptions at Scale

**Speaker:** Harish Dixit

Meta Platforms Inc (US)

#### 2: Incompatible: Test Quality and Fortuitous Detection

**Speaker:** Shawn Blanton

## 14:00 - 15:30 Parallel Sessions

### 2: Testing Spintronics Implemented Monte Carlo Dropout-Based Bayesian Neural Networks

**Authors:** Soyed Tuhin Ahmed<sup>1</sup>, Kamal Danouchi<sup>2</sup>, Michael Hefenbrock<sup>3</sup>, Guillaume Prenat<sup>2</sup>, Lorena Anghel<sup>2</sup>, Mehdi Tahoori<sup>1</sup>  
<sup>1</sup>Karlsruhe Institute of Technology (DE)  
<sup>2</sup>University of Grenoble Alpes, CEA, CNRS (FR)  
<sup>3</sup>RevoAI GmbH (DE)

### 3: On-chip Built-In Self-Calibration of Thermal variations for Mixed-Signal In-Memory Computing

**Authors:** Gaurav Singh<sup>1</sup>, Omar Numan<sup>1</sup>, Dipesh Monga<sup>1</sup>, Martin Andraud<sup>1,2</sup>, Kari Halonen<sup>1</sup>  
<sup>1</sup>Aalto University (FI)  
<sup>2</sup>UC Louvain (BE)

Carnegie Mellon University (US)

### 3: Intermittent Silent Data Errors: Possible Physical Origins and Implications

**Speaker:** Ben Kaczer  
IMEC (BE)

## 15:30 – 16:15 Coffee Break - PhD Forum 1 and Industry Posters

Room: Basement

Moderator: Paolo Rech Trento University, IT

### PhD Forum Posters 1

#### 1: On Parametrized Virtual Testing and Simulation of Verilog-AMS Behavioral Models

**Authors:** Thorben Schey<sup>1</sup>, Khaled Karoonlatifi<sup>2</sup>, Andrey Morozov<sup>1</sup>, Michael Weyrich<sup>1</sup>  
<sup>1</sup>University of Stuttgart (DE)  
<sup>2</sup>Advantest Europe GmbH (DE)

#### 2: Techniques for Building Reliable and Energy-Efficient Hardware Accelerators for Dynamic Deep Neural Networks

**Authors:** Rama Kodamanchili, Maksim Jenihhin  
Tallinn University of Technology (EE)

#### 5: Towards Ultra-Reliable Automotive Systems-on-Chip

**Authors:** Giusy Iaria

#### 6: System-Level Test Techniques for Automotive SoCs

**Authors:** Francesco Angione  
Politecnico di Torino (IT)

## 15:30 – 16:15 Coffee Break - PhD Forum 1 and Industry Posters

Room: Basement

Moderator: Paolo Rech Trento University, IT

### 3: Design of efficient Hardware Inference Engines for Edge AI

**Authors:** Ahsan Rafiq, Maksim Jenihhin  
Tallinn University of Technology (EE)

### 7: Leveraging FPGAs for Faster and Less Memory-Demanding Burn-In Testing

**Authors:** Tommaso Foscale  
Politecnico di Torino (IT)

### 4: Deploying Compact and Dependable DNNs in Safety-critical Applications

**Authors:** Leonardo Alexandrino De Melo<sup>1</sup>, Alberto Bosio<sup>1,2</sup>, Rodrigo Possamai Bastos<sup>2</sup>

<sup>1</sup>Ecole Centrale de Lyon (FR)

<sup>2</sup>University Grenoble Alpes, CNRS (FR)

### 8: Exploiting The Connectivity Metric In Test Programs Generation

**Authors:** Lorenzo Cardone  
Politecnico di Torino (IT)

## Industrial Posters

### 1: Agile Methodologies applied to IC's testing

**Authors:** Christian Pernaci, Giuseppe Sensini, Nicola Inverardi, Lorenzo Strabla, Roger Cagliesi  
Synergie CAD Instruments (IT)

### 4: Automation of PMU module using POP for TTR

**Authors:** Christina Kichenamourty, Jeyendran Nithyanadam, Sonia Kagale  
Infineon Technologies (IN)

### 2: A Methodology on Validating the Vector DSP Processor in a Heterogeneous Microcontroller Using System Level-Notation

**Authors:** Meghashyam Ashwathnarayan  
Infineon Technologies (IN)

### 5: Optimizing Digital Block Debug on ATE using Flat Pattern to Register Trace conversion

**Authors:** Alban Haynse Immanuel, Jeyendran Nithyanadam, Jay Pankaj Shah, Khoushikh S  
Infineon Technologies (IN)

### 3: Cross-talk aware Small Delay Defect Test with Weighted Slack Data

**Authors:** Dohan Lee  
Samsung Electronics Co (KR)

### 6: Adaptive Test Time Reduction for IoT devices in ATE

**Authors:** Alban Haynse Immanuel, Jeyendran Nithyanadam, Ragotham Hari, Khoushikh S, Naveen S  
Infineon Technologies (IN)

## 16:15 - 17:45 Parallel Sessions

### Regular Session 3: Design for Test and Trust

**Room: A1**

**Moderators:** Sybille Hellebrand ( Paderborn University, DE) and

### Industrial Session 2: Vendor Presentations

**Room: Gaugain + Dali**

**Moderator:**

### Special Session 3: What Would Interactive Testing With 1687 Look Like?

**Room: Van Gogh + Monet**

## 16:15 - 17:45 Parallel Sessions

Grzegorz Mrugalski (  
Siemens EDA, PL)

### 1: Test and Repair Improvement for UCIe (Best Paper Award Candidate)

**Authors:** Tsung-Hsuan  
Wang<sup>1,2</sup>, Po-Yao Chuang<sup>1,3</sup>,  
Francesco Lorenzelli<sup>1,4</sup>, Erik  
Jan Marinissen<sup>1,5</sup>

<sup>1</sup>IMEC (BE)

<sup>2</sup>NYCU (TW)

<sup>3</sup>NTHU (TW)

<sup>4</sup>KU Leuven (BE)

<sup>5</sup>TU Eindhoven (NL)

### 2: IEEE 1838 Compliant Scan Encryption and Integrity for 2.5/3D ICs

**Authors:** Juan Suzano<sup>1,2,3</sup>,  
Antoine Chastand<sup>1</sup>,  
Emanuele Valea<sup>2</sup>, Giorgio Di  
Natale<sup>3</sup>, Anthony Philippe<sup>2</sup>,  
Fady Abouzeid<sup>1</sup>, Philippe  
Roche<sup>1</sup>

<sup>1</sup>STMicroelectronics (FR)

<sup>2</sup>University of Grenoble  
Aplees, CEA-List (FR)

<sup>3</sup>University of Grenoble  
Aplees, CNRS (FR)

### 3: Design-for-Test for Intermittent Faults in STT- MRAMs

**Authors:** Sicong Yuan<sup>1,3</sup>,  
Mohammad Amin  
Yaldagard<sup>1</sup>, Hanzhi Xun<sup>1</sup>,  
Moritz Fieback<sup>1</sup>, Erik Jan  
Marinissen<sup>3</sup>, Woojin Kim<sup>3</sup>,  
Siddharth Rao<sup>3</sup>, Sebastien  
Couet<sup>3</sup>, Mottaqiallah Taouil<sup>1,2</sup>,  
Said Hamdioui<sup>1,2</sup>

<sup>1</sup>Delft University of  
Technology (NL)

<sup>2</sup>CognitiveIC (NL)

<sup>3</sup>IMEC (BE)

### 1: The Advances in Shift- left Within DFT

**Speaker:** Lee Harrison,  
Siemens Digital Industries  
Software (UK)

### 2: Ingredients to meet Market Demands for Alternative Test Solutions

**Speaker:** Ric Dokken,  
Roguevation (US)

### 3: DFT and Silicon Health Optimization with AI- Driven Test and Silicon Lifecycle Management

**Speaker:** Yervant Zorian  
Synopsys (US)

**Moderators:** Erik Larsson,  
Lund University, SE

**Speakers:** Hans Martin von  
Staudt (Renesas), Michele  
Portolan (Grenoble-INP), J-F  
Cote (Siemens EDA)

**18:00- 19:30 Wine and Cheese Panel - The ETS Roadmap: Ask  
the Experts  
Room: A1**

## Wednesday May 22<sup>nd</sup>, 2024

### 08:30 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
08:30 – 09:15	A1	Keynote 2 Chair: Said Hamdioui, Delft University of Technology, NL	<p><b><i>Sustainability and the Outlook of Semiconductor Industry</i></b>  <i>Cheng-Wen Wu – Southern Taiwan University of Science and Technology (TW)</i></p> <p><b>Abstract:</b> The environmental sustainability and global warming issues caused by the excessive and inappropriate consumption of the earth's resources by human beings have led to the goal of net-zero carbon emissions, which have been agreed by most countries in the world. The trends of electric vehicles, green energy, smart microgrid, etc., will change many industries in the future, including the semiconductor industry. In this talk, I will try to discuss the future development of the semiconductor industry that the ETS attendees may be concerned about from different perspectives, including quality and reliability of the products and systems.</p>

### 09:15 - 10:15 Parallel Sessions

**Regular Session 4:**  
Analog and Mixed-Signal Test

**Room: A1**

**Moderator:** Michele Portolan, Grenoble INP, FR

**1:** Characterization of Ultra-low random jitter reduction methods up to 36 GHz

**Authors:** David Keezer<sup>1</sup>, Dany Minier<sup>2</sup>, Hongjie Li<sup>3</sup>

<sup>1</sup>Eastern Institute of Technology (CN),

<sup>2</sup>Boreas Technologies (CA)

<sup>3</sup>Tianjin University (CN)

**2:** Hierarchical Fault Simulation for Mixed-Signal Circuits Using

**Embedded Tutorial 1:**

Silent Data Corruptions (SDC) in Computing

Systems: Early Predictions and Large-Scale Measurements

**Room: Van Gogh + Monet**

**Moderator:**

**Speakers:** Dimitris Gizopoulos, University of Athens (GR) and Harish Dattatraya Dixit, Meta Platforms Inc (US)

**Embedded Tutorial 2:**  
Lifetime Management of Emerging Memories

**Room: Gaugain + Dali**

**Moderator:** Paolo Bernardi, Politecnico di Torino, IT

**Speakers:** Moritz Fieback Delft University of Technology (NL) and Leticia Maria Bolzani Poehls, RWTH Aachen University (DE)

## 09:15 - 10:15 Parallel Sessions

### Template Based Fault Response Modeling

**Authors:** Tolga Aksoy<sup>1</sup>, Nikhil Sagar Modala<sup>1</sup>, Lakshmanan Balasubramanian<sup>2</sup>, Rubin Parekhji<sup>2</sup>, Sule Ozev<sup>1</sup>

<sup>1</sup>Arizona State University (US)

<sup>2</sup>Texas Instruments (IN)

## 10:15 – 11:00 Coffee Break - PhD Forum 2 and McCluskey Posters

Room: Basement

Moderator: Angeliki Kritikakou, INRIA, University of Rennes, FR

### PhD Forum Posters 2

#### 1: Improving the Effectiveness of Fuzz Testing by Incorporating Association Rule Mining for Hardware Verification

**Authors:** Mohammad Reza Heidari Iman, Tara Ghasempouri  
Tallinn University of Technology (EE)

#### 2: Manufacturing and In-Field Testing Techniques

**Authors:** Gabriele Filipponi  
Politecnico di Torino (IT)

#### 3: Time Guarantee and Reliable Execution for Safety-Critical Real-Time Systems

**Authors:** Pegdwende Romaric Nikiema, Angeliki Kritikakou, Marcello Traiola, Olivier Sentieys  
Université of Rennes (FR)

#### 4: Irradiation Tests: Deriving Memory Design Parameters

**Authors:** N. Kolahimahmoudi, P. Bernardi  
Politecnico di Torino (IT)

#### 6: Exploring Side Channel Attacks on Cutting-Edge Adder-Free SRAM CIM

**Authors:** Fouwad Mir, Abdullah Aljuffri, Mottaqiallah Taouil  
Delft University of Technology (NL)

#### 7: Pre-Silicon Fuzzing of RISC-V Hardware Components and their Interactions

**Authors:** Gijs Burghoorn, Abdullah Aljuffri, Mottaqiallah Taouil  
Delft University of Technology (NL)

#### 8: Online Detection of Unique Faults in RRAMs

**Authors:** Hanzhi Xun<sup>1</sup>, Moritz Fieback<sup>1</sup>, Mohammad Amin Yaldagard<sup>1</sup>, Sicong Yuan<sup>1</sup>, Hassen Aziza<sup>2</sup>, Mottaqiallah Taouil<sup>1,3</sup>, Said Hamdioui<sup>1,3</sup>  
<sup>1</sup>Delft University of Technology (NL)  
<sup>2</sup>Aix-Marseille Université (FR)  
<sup>3</sup>CognitiveIC (NL)

#### 9: Reliability Assessment and Optimization of Dynamic DNNs for Edge Accelerators

**Authors:** georgios konstantinidis, maria k. Michael, Theocharis Theocharides  
University of Cyprus (CY)

**10:15 – 11:00 Coffee Break - PhD Forum 2 and McCluskey Posters**  
**Room: Basement**  
**Moderator: Angeliki Kritikakou, INRIA, University of Rennes, FR**

**5: A Novel Machine Learning-based Fault Shape Classification for Memories Embedded In Automotive Systems-on-Chip**

**Authors:** P. Bernardi, G. Insinga  
 Politecnico di Torino (IT)

**McCluskey PhD Thesis Posters**

**1: Dependable Reconfigurable Scan Networks**

**Authors:** Natalia Lyliina  
 University of Stuttgart (DE)

**3: SdFT: Secure Design for Testability**

**Authors:** Yogendra Sao, Sk Subidh Ali  
 Indian Institute of Technology Bhilai (IN)

**2: Toward Fault-Tolerant Applications on Reconfigurable Systems-on-Chip**

**Authors:** Corrado De Sio, Luca Sterpone  
 Politecnico di Torino (IT)

**4: Design for Advanced Optical Test for Image and Photonic Sensors**

**Authors:** Julia Lefevre<sup>1,2</sup>, Philippe Debaud<sup>1</sup>, Patrick Girard<sup>2</sup>, Arnaud Virazel<sup>2</sup>  
<sup>1</sup>STMicroelectronics (FR)  
<sup>2</sup>LIRMM University of Montpellier/ CNRS (FR)

**11:00 - 12:30 Parallel Sessions**

**Regular Session 5: Reliability Analysis and monitoring**

**Room: A1**  
**Moderator:** Annachiara Ruospo ( Politecnico di Torino, IT) and Zebo Peng ( Linköping University, SE)

**Industrial Session 3: Memory Test**

**Room: Van Gogh + Monet**  
**Moderator:**

**McCluskey Award: McCluskey PhD thesis candidates**

**Room: Gaugain + Dali**  
**Moderators:** Arnaud Virazel ( LIRMM, FR) and Liviu-Cristian Miclea ( Technical University of Cluj-Napoca, RO)

**1: Degradation Monitoring Through Software-controlled On-chip Sensors for RISC-V (Best Paper Award Candidate)**

**Authors:** S. Maryam Ghasemi, Jonas Krautter, Tara Gheshlaghi, Sergej Meshkov, Dennis R.E. Gnad, Mehdi B. Tahoori  
 Karlsruhe Institute of Technology (DE)

**1: Combining Built-In Redundancy Analysis with ECC for Memory Testing**

**Speaker:** Luc Romain<sup>1</sup>, Paul-Patrick Nordmann<sup>2</sup>, Benoit Nadeau-Dostie<sup>1</sup>, Lori Schramm<sup>3</sup>, Martin Keim<sup>3</sup>  
<sup>1</sup>Siemens Digital Industries Software (CA)  
<sup>2</sup>Siemens Digital Industries Software (DE)

**1: Dependable Reconfigurable Scan Networks**

**Authors:** Natalia Lyliina  
 University of Stuttgart

**2: Toward Fault-Tolerant Applications on**



## 11:00 - 12:30 Parallel Sessions

<p><b>2: Cross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space</b></p> <p><b>Authors:</b> Alessandro Veronesi<sup>1</sup>, Alessandro Nazzari<sup>2</sup>, Dario Passarello<sup>2</sup>, Milos Krstic<sup>1,3</sup>, Michele Favalli<sup>4</sup>, Luca Cassano<sup>2</sup>, Antonio Miele<sup>2</sup>, Davide Bertozzi<sup>5</sup>, Cristiana Bolchini<sup>1</sup></p> <p><sup>1</sup>IHP-Microelectronics (DE), <sup>2</sup>Politecnico di Milano (IT), <sup>3</sup>University of Postdam (DE) <sup>4</sup>University degli Studi di Ferrara (IT), <sup>5</sup>University of Manchester (UK)</p>	<p><sup>3</sup>Siemens Digital Industries Software (US)</p> <p><b>2: Semiconductor Application Fail Root Causes and Secure Test Remedy</b></p> <p><b>Speaker:</b> Heguo Yin<sup>1</sup>, Peter Pochmueller<sup>2</sup></p> <p><sup>1</sup>Shanndong University (CN) <sup>2</sup>Neumonda GmbH (DE)</p>	<p><b>Reconfigurable Systems-on-Chip</b></p> <p><b>Authors:</b> Corrado De Sio, Luca Sterpone Politecnico di Torino (IT)</p> <p><b>3: SdFT: Secure Design for Testability</b></p> <p><b>Authors:</b> Yogendra Sao, Sk Subidh Ali Indian Institute of Technology Bhilai</p> <p><b>4: Design for Advanced Optical Test for Image and Photonic Sensors</b></p> <p><b>Authors:</b> Julia Lefevre<sup>1,2</sup>, Philippe Debaud<sup>1</sup>, Patrick Girard<sup>2</sup>, Arnaud Virazel<sup>2</sup></p> <p><sup>1</sup>STMicroelectronics (FR) <sup>2</sup>LIRMM (FR)</p>
<p><b>3: CGAN-based Automated Fault Injection</b></p> <p><b>Authors:</b> Troya Cgil Koylu, Cornelis Christiaan Berg, Praveen Vadnala Riscure BV (NL)</p>	<p><b>3: Power-Aware Test Scheduling for Memory BIST</b></p> <p><b>Speaker:</b> Albert Au<sup>1</sup>, Michal Kepinski<sup>2</sup>, Artur Pogiel<sup>2</sup></p> <p><sup>1</sup>Siemens Digital Industries Software (CA) <sup>2</sup>Siemens Digital Industries Software (PL)</p>	

## 12:30- 14:00 Lunch

## 14:00 – 15:30 Afternoon Session

**14:00- 15:30 Panel 2: Collaboration between Academia and Industry – How Healthy is it?**  
Room-A1

## 16:00- 22:00 Social Event

## Thursday May 23<sup>rd</sup>, 2024

### 08:30 – 12:30 Morning Session

Time	Room	Event	Session title and speaker
08:30 – 09:15	A1	Keynote 3 Chair: Mottaqiallah Taouil, Delft University of Technology, NL	<p><b>It is All About Trust: The Road to Autonomous Driving Will Connect Test, Reliability and Safety</b> <i>Juergen Alt – Infineon Technologies (DE)</i></p> <p><b>Abstract:</b> At some point in the future, the majority of vehicles will be autonomous. When exactly that time will be, depends not only on technical availability but also on social acceptance. Confidence in such a technical system plays an essential, if not decisive, role. Already today, automotive semiconductors have high safety requirements as well as stricter quality and reliability targets than semiconductors supplied for consumer markets. This presentation will shed light on the challenges on the hardware side in the realization of semiconductor components for autonomous vehicles. The requirements on safety and reliability for the car of the future will increase. The measures already used today during manufacturing test, for Design-for-Test and for safety enablement need to be supplemented or replaced.</p>

### 09:15 - 10:15 Parallel Sessions

*Embedded Tutorial 3: Approximate Fault-Tolerant Neural Network Systems*

**Room: A1**

**Moderator:** Leticia Bolzani-Poehls, RTWH Aachen University, DE

**Authors:** Marcello Traiola<sup>1</sup>, Salvatore Pappalardo<sup>2</sup>, Ali Piri<sup>2</sup>, Annachiara Ruospo<sup>3</sup>, Bastien Deveautour<sup>2</sup>, Ernesto Sanchez<sup>3</sup>, Alberto Bosio<sup>2</sup>, Sepide Saeedi<sup>3</sup>, Alessio Carpegna<sup>3</sup>, Anil Bayram Gogebakan<sup>3</sup>, Enrico Magliano<sup>3</sup>, Alessandro Savino<sup>3</sup>

<sup>1</sup>Rennes University (FR)

<sup>2</sup>Ecole Centrale de Lyon (FR)

<sup>3</sup>Politecnico di Torino (IT)

*Embedded Tutorial 4: Silent Data Corruptions from Timing Marginalities Due to Process Variations*

**Room: Van Gogh + Monet**

**Moderator:** Stefano di Carlo, Politecnico di Torino, IT

**Authors:** Adit Singh  
Auburn University (US)

*Special Session 4: Test-Fleet Optimization Using Machine Learning*

**Room: Gaugain + Dali**

**Moderator:** Alt Jurgen, Infineon, DE

**Speakers:** Dr. Andrew Dove (NI), Prof. Krishnendu Chakrabarty (Arizona State University)

## 10:15 – 11:00 Coffee Break – Scientific and EU Projects Posters

Room: Basement

Moderator: Anteneh Gebregiorgis, Delft University of Technology, NL

### Scientific Poster 2

#### 1: Modeling Thermal Effects For Biasing PUFs

**Authors:** Aghiles Douadi<sup>1</sup>, Elena Ioana Vatajelu<sup>1</sup>, Paolo Maistri<sup>1</sup>, David Hely<sup>2</sup>, Vincent Beroulle<sup>2</sup>, Giorgio Di Natale<sup>1</sup>

<sup>1</sup>University of Grenoble Alpes, CNRS (FR)

<sup>2</sup>University of Grenoble Alpes (FR)

#### 2: Post-Manufacture Criticality-Aware Gain Tuning of Timing Encoded Spiking Neural Networks for Yield Recovery

**Authors:** Anurup Saha, Kwondo Ma, Chandramouli Amarnath, Abhijit Chatterjee  
Georgia Institute of Technology (US)

#### 3: Extracting Weights of CIM-Based Neural Networks Through Power Analysis on Adder-Tree

**Authors:** Fouwad Mir, Abdullah Aljuffri, Said Hamdioui, Mottaqiallah Taouil  
Delft University of Technology (NL)

#### 4: Relation Coverage: A New Paradigm for Hardware/Software Testing

**Authors:** Christoph Hazott, Daniel Grosse  
Johannes Kepler University (AT)

#### 5: Optimizing System-Level Test Program Generation via Genetic Programming

**Authors:** Denis Schwachhofer<sup>1</sup>, Francesco Angione<sup>2</sup>, Steffen Becker<sup>1</sup>, Stefan Wagner<sup>2,3</sup>, Matthias Sauer<sup>4</sup>, Paolo Bernardi<sup>2</sup>, Ilia Polian<sup>1</sup>

<sup>1</sup>University of Stuttgart (DE)

<sup>2</sup>Politecnico di torino (IT)

<sup>3</sup>Technical University of Munich (DE)

<sup>4</sup>Advantest Europe (DE)

#### 6: Scan Design Using Unsupervised Machine Learning to Reduce Functional Timing and Area Impact

**Authors:** Sandeep Kumar Goel<sup>1</sup>, Ankita Patidar<sup>1</sup>, Frank Lee<sup>2</sup>

<sup>1</sup>TSMC (US)

<sup>2</sup>TSMC (TW)

#### 7: Assessing the Effectiveness of Software-Based Self-Test Programs for Static Cell-Aware Test

**Authors:** Riccardo Cantoro<sup>1</sup>, Michelangelo Grosso<sup>2</sup>, Iacopo Guglielminetti<sup>2</sup>, Reza Khoshzaban<sup>1</sup>, Matteo Sonza Reorda<sup>1</sup>

<sup>1</sup>Politecnico di Torino (IT)

<sup>2</sup>STMicroelectronics (IT)

#### 8: AMS Test Stimulus Generation and Response Analysis Using Hyperdimensional Clustering: Minimizing Misclassification Rate

**Authors:** Suhasini Komarraju, Mohamed Mejri, Akhil Tammana, Gowsika Dharmaraj, Chandramouli Amarnath, Abhijit Chatterjee  
Georgia Institute of Technology (US)

#### 9: Transcoders: A Better Alternative to Denoising Autoencoders

**Authors:** Pushpak Raj Gautam, Alex Orailoglu  
UC San Diego (US)

### EU Projects

## 10:15 – 11:00 Coffee Break – Scientific and EU Projects Posters Room: Basement

**Moderator: Anteneh Gebregiorgis, Delft University of Technology, NL**

**1: Secure AND Safe infrasTructures fOR cps in the compute continuuM (SANDSTORM)**

**Authors:** Ernesto Sanchez, Stefano Di Carlo  
Politecnico di Torino (IT)

**Website:** <https://serics.eu/en/progetti/>

**2: Securing the third millennium's cyber-CARs (SCAR)**

**Authors:** Anil Bayram Gogebakan, Alessandro Savino, Stefano Di Carlo  
Politecnico di Torino (IT)

**Website:** <https://serics.eu/en/progetti/>

**3: Virtual Environment and Tool-Boxing for Trustworthy Development of RISC-V-Based Cloud Services (Vitamin-V)**

**Authors:** Cristiano Chenet<sup>1</sup>, Enrico Magliano<sup>1</sup>, Alessandro Savino<sup>1</sup>, Stefano Di Carlo<sup>1</sup>, Dimitris Gizopoulos<sup>2</sup>, Ramon Canal<sup>3</sup>

<sup>1</sup>Politecnico di Torino (IT)

<sup>2</sup>University of Athens (GR)

<sup>3</sup>Universitat Politècnica de Catalunya (ES)

**Website:** <https://www.vitamin-v.eu/>

**4: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS (NEUROPULS)**

**Authors:** Stefano Di Carlo<sup>1</sup>, Dimitris Gizopoulos<sup>2</sup>, Alessandro Savino<sup>1</sup>

<sup>1</sup>Politecnico di Torino (IT)

<sup>2</sup>University of Athens (GR)

**Website:** <https://neuropuls.eu/>

**5: Scaling Up Secure Processing, Anonymization And Generation Of Health Data For EU Cross Border Collaborative Research And Innovation (SECURED)**

**Authors:**

**Website:** <https://secured-project.eu/>

**6: Multi-layer 360° dYnamic orchestration and interopeRable design environmenT for compute-continUum Systems (MYRTUS)**

**Authors:**

**Website:** <https://myrtus-project.eu/>

## 11:00 - 12:30 Parallel Sessions

**Regular Session 6:**  
Hardware Security

**Room: Gaugain + Dali**  
**Moderators:** Ilia Polian (University of Stuttgart, DE) and Alessandro Savino (Politecnico di Torino, IT)

**Industrial Session 4:**  
Panel on Testing of Processors

**Room: A1**  
**Moderator:** Matteo Sonza Reorda, Politecnico di Torino, IT

**Panelists:** Nir Sever<sup>1</sup>, Ric Dokken<sup>2</sup>, Dave Armstrong<sup>3</sup>

**Special Session 5:**  
Testing for Reliability of Modern Power Electronic Components

**Room: Van Gogh + Monet**  
**Moderators:** Francesco Iannuzzo, Aalborg University, DK

## 11:00 - 12:30 Parallel Sessions

### 1: Power Analysis Attack Against post-SAT Logic Locking Schemes

**Authors:** Nassim Riadi, Florent Bruguier, Pascal Benoit, Sophie Dupuis, Marie-Lise Flottes  
LIRMM, Universite de Montpellier (FR)

<sup>1</sup>Proteantecs

<sup>2</sup>Roguevation

<sup>3</sup>Advantest

### 2: A Novel Power Analysis Attack against CRYSTALS-Dilithium Implementation

**Authors:** Yong Liu<sup>1</sup>, Yuejun Liu<sup>1</sup>, Yongbin Zhou<sup>1,2</sup>, Yiwen Gao<sup>1</sup>, Zehua Qiao<sup>2</sup>, Huaxin Wang<sup>1</sup>

<sup>1</sup>Nanjing university of science and technology (CN)

<sup>2</sup>Chinese Academy of Sciences (CN)

### 3: Counteracting Rowhammer by Data Alternation

**Authors:** Stefan Lung<sup>1</sup>, Georgi Gaydadjiev<sup>1</sup>, Said Hamdioui<sup>1,2</sup>, Mottaqiallah Taouil<sup>1,2</sup>

<sup>1</sup>Delft University of Technology (NL)

<sup>2</sup>Cognitive IC (NL)

### 1: Reliability challenges on next-generation film capacitors for power electronic applications

**Speaker:** Thomas Ebel  
University of Southern Denmark (DK)

### 2: Comparison of a New Characterization Technique of Electrical Properties of Radial Aluminum Electrolytic Capacitors versus Traditional Characterization Methods

**Authors:** Francesco Iannuzzo

AAU Energy, Aalborg University (DK)

### 3: Innovative testing techniques for bond-wire fatigue in power electronic components

**Authors:** Golta Khatibi  
Institute for Chemical Technologies and Analytics, TU Wien (AT)

### 4: From measurements to accelerated testing – a case with vibration & shock

**Authors:** Kim A. Schmidt  
FORCE Technology (DK)

## 12:30- 14:00 Lunch

## 14:00 – 16:30 Afternoon Session

### 14:00 - 15:30 Parallel Sessions

*Regular Session 7:*  
Test and Verification in  
Emerging Circuits

**Room: A1**

**Moderator:** Tara  
Ghasempouri (Tallinn  
University of Technology,  
EE), Rajendra Bishnoi (  
Delft University of  
Technology, NL)

1: Fault Sensitivity  
Analysis of Printed  
Bespoke Multilayer  
Perceptron Classifiers

**Authors:** Priyanjana Pal<sup>1</sup>,  
Florentia Afentaki<sup>1,2</sup>, Haibin  
Zhao<sup>1</sup>, Gurol Saglam<sup>1</sup>,  
Michael Hefenbrock<sup>3</sup>,  
Georgios Zervakis<sup>2</sup>, Michael  
Beigl<sup>1</sup>, Mehdi B. Tahoori<sup>1</sup>

<sup>1</sup>Karlsruhe Institute of  
Technology (DE)

<sup>2</sup>University of Patras (GR)

<sup>3</sup>RevoAI GmbH (DE)

2: Polynomial Formal  
Verification of  
Approximate Adders with  
Constant Cutwidth

**Authors:** Mohamed  
Nadeem<sup>1</sup>, Chandan Kumar  
Jha<sup>1</sup>, Rolf Drechsler<sup>1</sup>

<sup>1</sup>University of Bremen (DE)

<sup>2</sup>DFKI (DE)

*Industrial Session 5:*  
Reliability and Test  
Development

**Room: Gaugain + Dali**

**Moderator:** Matteo Sonza  
Reorda  
Politecnico di Torino (IT)

1: Hardware-independent  
ATE Software for SLT

**Authors:** Ric Dokken  
Roguevation Inc (US)

2: In-chip Monitoring for  
Extended Reliability  
Testing and Mission  
Profile Monitoring  
Feedback Loop

**Authors:** Andrea  
Matteucci<sup>1</sup>, Luca Moriconi<sup>2</sup>

<sup>1</sup>ProteanTecs (IL)

<sup>2</sup>ELES (IT)

3 Virtual Test Development  
Using Pre-Silicon  
Verification Environment

**Authors:** Ryan Ignacio,  
Ernst Aderholz, Quint Atol,  
Bernhard Baptist, Waseem  
Bharah, Rainer Holzner,  
Vinayak Kamanuri, Andras  
Kun, Keyue Ma, Bruno  
Mariacher, Otto Pfabigan,  
Adam Przybilla, Darko  
Samardzic, Florian  
Schlagbauer, Mario  
Schleicher, Patrick Valiente,  
K-Ee Vinod, Otmar Zikulnig,  
Enzo Vargas  
Infineon Technologies (DE)

*Special Session 6:*  
IEEE Std P3405: New  
Standard-under-  
Development for  
Chiplet Interconnect  
Test and Repair

**Room: Van Gogh + Monet**

**Moderators:** Erik Jan  
Marinissen, IMEC (BE)

1: Requirements for  
Chiplet Interconnect  
Repair and Analysis of  
Legacy Solutions

**Authors:** Adrian Evans  
CEA/LIST (FR)

2: Chiplet Interconnect  
Repair Logic Description  
with Google's Protocol  
Buffers

**Authors:** Po-Yao Chuang  
and ErikJan Marinissen  
IMEC (BE)

3: How IEEE Std P3405  
Enables EDA  
Interoperability

**Authors:** Martin Keim  
Siemens Digital Industries  
Software (US)

15:30- 16:00 Conference Closing and Student Awards

## 16:00- 16:30 Coffee Break (Basement)

### 16:30 - 18:30 Parallel Workshop Sessions

#### AI-TREATS Workshop

**Room: Rembrandt**

**Program Chairs:**

Annachiara Ruospo<sup>1</sup>,  
Haralampos-G.

Stratigopoulos<sup>2</sup>

<sup>1</sup>Politecnico di Torino (IT)

<sup>2</sup>Sorbonne Université (FR)

#### CiTaR Workshop

**Room: Van Gogh**

**General Chair:** Erik Jan  
Marinissen, IMEC (BE)

**Program Chair:** Martin

Keim

Siemens Digital Industries  
Software (US)

#### eARTS Workshop

**Room: Gaugain**

**General Chairs:** Yervant  
Zorian<sup>1</sup>, Davide Appello<sup>2</sup>

<sup>1</sup>Synopsys (US)

<sup>2</sup>Technoprobe (IT)

**Program Chirs:** Riccardo  
Cantoro<sup>1</sup>, Wim Dobbelaere<sup>2</sup>

<sup>1</sup>Politecnico di Torino (IT)

<sup>2</sup>Onsemi (BE)

## 18:00- 19:30 Social Event: Welcome Reception

# Friday May 24<sup>th</sup>, 2024

## 08:30 – 15:30 Morning Session

### 08:30 - 15:30 Parallel Workshop Sessions

#### AI-TREATS Workshop

**Room: Rembrandt**

**Program Chairs:**

Annachiara Ruospo<sup>1</sup>,  
Haralampos-G.

Stratigopoulos<sup>2</sup>

<sup>1</sup>Politecnico di Torino (IT)

<sup>2</sup>Sorbonne Université (FR)

#### CiTaR Workshop

**Room: Van Gogh**

**General Chair:** Erik Jan  
Marinissen, IMEC (BE)

**Program Chair:** Martin

Keim

Siemens Digital Industries  
Software (US)

#### eARTS Workshop

**Room: Gaugain**

**General Chairs:** Yervant  
Zorian<sup>1</sup>, Davide Appello<sup>2</sup>

<sup>1</sup>Synopsys (US)

<sup>2</sup>Technoprobe (IT)

**Program Chirs:** Riccardo  
Cantoro<sup>1</sup>, Wim Dobbelaere<sup>2</sup>

<sup>1</sup>Politecnico di Torino (IT)

<sup>2</sup>Onsemi (BE)